## GIDT

## Features

- 32K x 16 Bank-Switchable Dual-Ported SRAM Architecture
- Four independent $8 \mathrm{~K} \times 16$ banks
- 512 kilobit of memory on chip
- Fast asynchronous address-to-data access time: 15ns
- User-controlled input pins included for bank selects
- Independent port controls with asynchronous address \& data busses
- Four 16-bit mailboxes available to each port for interprocessor communications; interrupt option
- Interrupt flags with programmable masking
- Dual Chip Enables allow for depth expansion without external logic
- $\overline{\mathrm{UB}}$ and $\overline{\mathrm{LB}}$ are available for x 8 or x 16 bus matching
- LVTTL-compatible, single 3.3V ( $\pm 5 \%$ ) power supply
- Available in a 100-pin Thin Quad Flatpack
- Industrial temperature range $\left(-40^{\circ}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available for selected speeds

Functional Block Diagram


4078 drw 01

NOTES:

1. The first six address pins for each port serve dual functions. When $\overline{\mathrm{MBSEL}}=\mathrm{VIH}_{1 H}$, the pins serve as memory address inputs. When $\overline{\mathrm{MBSEL}}=\mathrm{VIL}$, the pins serve as mailbox address inputs.
2. Each bank has an input pin assigned that allows the user to toggle the assignment of that bank between the two ports. Refer to Truth Table I for more details.

## Description

The IDT70V7278 is a high-speed $32 \mathrm{~K} \times 16$ (512K bit) BankSwitchable Dual-Ported SRAM organized into four independent $8 \mathrm{~K} x$ 16 banks. The device has two independent ports with separate controls, addresses, and I/O pins for each port, allowing each port to asynchronously access any $8 \mathrm{~K} \times 16$ memory block not already accessed by the other port. Accesses by the ports into specific banks are controlled via bank select pin inputs under the user's control. Mailboxes are provided to allow inter-processor communications. Interrupts are provided to indicate mailbox writes have occurred. An automatic power down feature controlled by the chip enables ( $\overline{\mathrm{CE}} 0$ and CE1) permits the on-chip circuitry of each port to enter a very low standby power mode and allows fast depth expansion.

The IDT70V7278 offers a maximum address-to-data access time as fast as 15 ns , and is packaged in a 100-pin Thin Quad Flatpack (TQFP).

## Functionality

The IDT70V7278 is a high-speed asynchronous $32 \mathrm{~K} \times 16$ BankSwitchable Dual-Ported SRAM, organized in four $8 \mathrm{~K} \times 16$ banks. The two ports are permitted independent, simultaneous access into separate banks within the shared array. There are four user-controlled Bank Select input pins, and each of these pins is associated with a specific bank within the memory array. Access to a specific bank is gained by placing the associated Bank Select pin in the appropriate
state: VIH assigns the bank to the left port, and VIL assigns the bank to the right port (See Truth Table IV). Once a bank is assigned to a particular port, the port has full access to read and write within that bank. Each port can be assigned as many banks within the array as needed, up to and including all four banks.

The IDT70V7278 provides mailboxes to allow inter-processor communications. Each port has four 16-bit mailbox registers available to which it can write and read and which the opposite port can read only. These mailboxes are external to the common SRAM array, and are accessed by setting $\overline{\text { MBSEL }}=$ VIL while setting $\overline{\mathrm{CE}}=\mathrm{VIH}$. Each mailbox has an associated interrupt: a port can generate an interrupt to the opposite port by writing to the upper byte of any one of its four 16 -bit mailboxes. The interrupted port can clear the interrupt by reading the upper byte. This read will not alter the contents of the mailbox.

If desired, any source of interrupt can be independently masked via software. Two registers are provided to permit interpretation of interrupts: the Interrupt Cause Register and the Interrupt Status Register. The Interrupt Cause Register gives the user a snapshot of what has caused the interrupt to be generated - the specific mailbox written to. The information in this register provides post-mask signals: Interrupt sources that have been masked will not be updated. The Interrupt Status Registergives the user the status of all bits that could potentially cause an interrupt regardless of whether they have been masked. Truth Table $V$ gives a detailed explanation of the use of these registers.

## Pin Configurations ${ }^{(1,2,3)}$



NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. Package body is approximately $14 \mathrm{~mm} \times 14 \mathrm{~mm} \times 1.4 \mathrm{~mm}$.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

Pin Names

| $A_{0}-A_{12}{ }^{(1,6)}$ | Address Inputs |
| :---: | :---: |
| $B A_{0}-B A_{1}{ }^{(1)}$ | Bank Address Inputs |
| MBSEL ${ }^{(1)}$ | Mailbox Access Control Gate |
| $\overline{\mathrm{BKSEL}} 0 \cdot 3^{(2)}$ | Bank Select Inputs |
| $\mathrm{R} / \bar{W}^{(1)}$ | Read/Write Enable |
| $\overline{\mathrm{O}}{ }^{(1)}$ | Output Enable |
| $\overline{\mathrm{CE}}$, $\overline{\mathrm{C}} \bar{E}_{1}{ }^{(1)}$ | Chip Enables |
| $\overline{\mathrm{UB}}, \overline{L ®}^{(1)}$ | V/O Byte Enables |
| $1 / O_{0}-1 / O_{15}{ }^{(1)}$ | Bidirectional Data Input/Output |
| $\overline{\mathrm{NT}}{ }^{(1)}$ | Interrupt Flag (Output) ${ }^{(3)}$ |
| Vcc ${ }^{(4)}$ | 3.3VPower |
| GND ${ }^{(5)}$ | Ground |

## NOTES:

1. Duplicated per port.
2. Each bank has an input pin assigned that allows the user to toggle the assignment of that bank between the two ports. Refer to Truth Table IV for more details. When changing the bank assignment, accesses of the affected banks must be suspended. Accesses may continue uninterrupted in banks that are not being reallocated.
3. Generated upon mailbox access.
4. All Vcc pins must be connected to power supply.
5. All GND pins must be connected to ground supply.
6. The first six address pins (A0-A5) for each port serve dual functions. When MBSEL $=\mathrm{VIH}$, the pins serve as memory address inputs. When MBSEL $=$ VIL, the pins serve as mailbox address inputs (A6-A12 ignored).

Truth Table I - Chip Enable ${ }^{(1,2,3,4)}$

| $\overline{\mathrm{C}} \mathrm{E}$ | $\overline{\mathrm{C}} \mathrm{E}_{0}$ | CE1 | Mode |
| :---: | :---: | :---: | :---: |
| L | VIL | VH | Port Selected (TTL Active) |
|  | $\leq 0.2 \mathrm{~V}$ | $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | Port Selected (CMOS Active) |
| H | $\mathrm{VH}_{\mathrm{H}}$ | X | Port Deselected (TLL Inactive) |
|  | X | VIL | Port Deselected (TLL Inactive) |
|  | $\geq \mathrm{Vcc}-0.2 \mathrm{~V}$ | X | Port Deselected (CMOS Inactive) |
|  | X | $\leq 0.2 \mathrm{~V}$ | Port Deselected (CMOS Inactive) |

## NOTES:

1. Chip Enable references are shown above with the actual $\overline{\mathrm{CE}} 0$ and $\mathrm{CE}_{1}$ levels, $\overline{\mathrm{CE}}$ is a reference only.
2. Port " A " and " B " references are located where $\overline{\mathrm{CE}}$ is used.
3. $" \mathrm{H} "=\mathrm{V} / \mathrm{H}$ and $\mathrm{LL} "=\mathrm{V} / \mathrm{L}$.
4. $\overline{\mathrm{CE}}$ and $\overline{\mathrm{MBSEL}}$ cannot both be active at the same time.

## Truth Table II - Non-Contention Read/Write Control

| Inputs ${ }^{(1)}$ |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}{ }^{(2)}$ | R/W | $\overline{O E}$ | $\overline{\text { UB }}$ | $\overline{\text { LB }}$ | $\overline{\text { MBSEL }}$ | 1/08-15 | 1/00-7 | Mode |
| H | X | X | X | X | H | High-Z | High-Z | Deselected: Power-Down |
| $X^{(3)}$ | X | X | H | H | $X^{(3)}$ | High-Z | High-Z | Both Bytes Deselected |
| L | L | X | L | H | H | DATAin | High-Z | Write to Upper Byte Only |
| L | L | X | H | L | H | High-Z | DATAIN | Write to Lower Byte Only |
| L | L | X | L | L | H | DATAIN | DATAIN | Write to Both Bytes |
| L | H | L | L | H | H | DATAout | High-Z | Read Upper Byte Only |
| L | H | L | H | L | H | High-Z | DATAout | Read Lower Byte Only |
| L | H | L | L | L | H | DATAout | DATAout | Read Both Bytes |
| $\mathrm{X}^{(3)}$ | X | H | X | X | $x^{(3)}$ | High-Z | High-Z | Outputs Disabled |

## NOTES:

1. BAoL - BA1L $=\mathrm{BAOR}-\mathrm{BA} 1 \mathrm{R}:$ cannot access same bank simultaneously from both ports.
2. Refer to Truth Table I.
3. $\overline{\mathrm{CE}}$ and $\overline{\mathrm{MBSEL}}$ cannot both be active at the same time.

Truth Table III - Mailbox Read/Write Control ${ }^{(1)}$

| Inputs |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{C}} \overline{\mathrm{E}}^{(2)}$ | R/W | $\overline{\mathrm{OE}}$ | $\overline{\text { UB }}$ | $\overline{\text { LB }}$ | $\overline{\text { MBSEL }}$ | 1/08-15 | 1/00-7 |  |
| H | H | L | $X^{(3)}$ | $X^{(3)}$ | L | DATAOUT | DATAout | Read Data from Mailbox, $\downarrow$ clears interrupt |
| H | H | L | L | L | L | DATAout | DATAout | Read Data from Mailbox, $\downarrow$ clears interrupt |
| H | L | X | $L^{(3)}$ | $L^{(3)}$ | L | DATAIN | DATAIN | Write Data into Mailbox |
| L | X | X | X | X | L | - | - | Not Allowed |

## NOTES:

1. There are four mailbox locations per port written to and read from all the $/ / \mathrm{O}^{\prime} \mathrm{s}\left(/ / \mathrm{O}_{0}-/ / \mathrm{O}_{15}\right)$. These four mailboxes are addressed by $\mathrm{A} 0-\mathrm{A} 5$. Refer to Truth Table V .
2. Refer to Truth Table I.
3. Each mailbox location contains a 16 -bit word, controllable in bytes by setting input levels to $\overline{\mathrm{UB}}$ and $\overline{\mathrm{BB}}$ appropriately.

Absolute Maximum Ratings ${ }^{(1)}$

| Symbol | Rating | Commercial <br> \& Industrial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM ${ }^{(2)}$ | Terminal Voltage <br> with Respect <br> to GND | -0.5 to +4.6 | V |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output <br> Current | 50 | mA |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vterm must not exceed Vcc $+5 \%$ for more than $25 \%$ of the cycle time or 10 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of $\mathrm{VTERM} \geq \mathrm{Vcc}+5 \%$.

## Capacitance ${ }^{(1)}$

(TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ ) TQFP Package

| Symbol | Parameter | Conditions $^{(2)}$ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=3 \mathrm{dV}$ | 9 | pF |
| Cout $^{(3)}$ | Output Capacitance | Vout $=3 \mathrm{dV}$ | 10 | pF |

NOTES:

1. This parameter is determined by device characterization but is not production tested.
2. 3dV represents the interpolated capacitance when the input and output signals switch from 0 V to 3 V or from 3 V to OV .
3. Cout represents Cioo as well.

Maximum Operating Temperature and Supply Voltage ${ }^{(1)}$

| Grade | Ambient Temperature | GND | Vcc |
| :--- | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | OV | $3.3 \mathrm{~V} \pm 5 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | OV | $3.3 \mathrm{~V} \pm 5 \%$ |

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating
Conditions

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | 3.135 | 3.3 | 3.465 | V |
| GND | Ground | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | - | VCC $+5 \%^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.3^{(1)}$ | - | 0.8 | V |

NOTES:
. VIL $\geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed Vcc $+5 \%$.

DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range (Vcc $=3.3 \mathrm{~V} \pm 5 \%$ )

| Symbol | Parameter | Test Conditions | 70V7278S |  | 70V7278L |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. |  |
| \|lıl| | Input Leakage Current ${ }^{(1)}$ | $\mathrm{Vcc}=3.465 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Illol | Output Leakage Current | $\overline{\mathrm{CE}}=\mathrm{V} \mathbb{I}, \overline{\mathrm{MBSEL}}=\mathrm{V} \mathbb{H}, \mathrm{Vout}=0 \mathrm{~V}$ to Vcc | - | 10 | - | 5 | $\mu \mathrm{A}$ |
| Vol | Output Low Voltage | $\mathrm{OL}=+4 \mathrm{~mA}$ | - | 0.4 | - | 0.4 | V |
| Vor | Output High Voltage | $\mathrm{IOH}=-4 \mathrm{~mA}$ | 2.4 | - | 2.4 | - | V |

## NOTE:

1. At $\mathrm{Vcc} \leq 2.0 \mathrm{~V}$, input leakages are undefined.

DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range ${ }^{(1,6)}(\mathrm{Vcc}=3.3 \mathrm{~V} \pm 5 \%)$

| Symbol | Parameter | Test Condition | Version |  | 70V7278X15 Com'I Only |  | $\begin{aligned} & \text { 70V7278X20 } \\ & \text { Com'I Only } \end{aligned}$ |  | 70V7278×25 Com'I \& Ind |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Typ. ${ }^{2}$ ) | Max. | Typ. ${ }^{(2)}$ | Max. | Typ. ${ }^{(2)}$ | Max. |  |
| ICC | Dynamic Operating Current (Both Ports Active) | $\begin{aligned} & \overline{\mathrm{CE}}=\text { VIL, Outputs Disabled } \\ & \begin{array}{l} \mathrm{MBSEL} \\ \mathrm{f}=\mathrm{fMAX} \end{array} \mathrm{~B}^{\overline{3})} \mathrm{VH} \end{aligned}$ | COM'L | S | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ | $\begin{aligned} & 280 \\ & 230 \end{aligned}$ | $\begin{aligned} & 170 \\ & 170 \end{aligned}$ | $\begin{aligned} & 260 \\ & 210 \end{aligned}$ | $\begin{aligned} & 160 \\ & 160 \end{aligned}$ | $\begin{aligned} & 250 \\ & 200 \end{aligned}$ | mA |
|  |  |  |  | S | - | - | - | - | 160 160 | 280 230 |  |
| ISB1 | Standby Current (Both Ports - TIL Level Inputs) | $\begin{aligned} & \overline{\mathrm{CEL}}=\overline{\mathrm{C} E} \mathrm{E}=\mathrm{VH} \\ & \left.\begin{array}{l} \mathrm{MBSELR} \\ \mathrm{f}=\mathrm{FMAX} \end{array}\right) \end{aligned}$ | COM'L | S | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 85 \\ & 60 \end{aligned}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & 75 \\ & 50 \end{aligned}$ | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ | $\begin{aligned} & 70 \\ & 45 \end{aligned}$ | mA |
|  |  |  | IND | S | - | - | - | - | 35 35 | $\begin{aligned} & 80 \\ & 55 \\ & \hline \end{aligned}$ |  |
| ISB2 | Standby Current (One Port - TTL Level Inputs) | $\overline{C E}{ }^{\prime \prime} \mathrm{A}^{\prime}=\mathrm{VIL}$ and $\overline{\mathrm{CE}}{ }^{\prime \prime} \mathrm{B}=\mathrm{V} \mathrm{H}^{(5)}$ Active Port Outputs Disabled, $\mathrm{f}=\mathrm{fm} \mathrm{XX}^{(3)}$$\overline{\text { EIMAX }} \overline{\text { MBSELR }}=\overline{\text { MBSELL }}=\mathrm{VIH}$ | COM'L | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & 120 \\ & 120 \end{aligned}$ | $\begin{aligned} & 160 \\ & 140 \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 140 \\ & 120 \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \end{aligned}$ | $\begin{array}{\|l\|} \hline 130 \\ 110 \end{array}$ | mA |
|  |  |  | IND | S | - | 二 | - | F | 90 90 | $\begin{aligned} & 150 \\ & 130 \end{aligned}$ |  |
| ISB3 | Full Standby Current (Both Ports - All CMOS Level Inputs) | Both Ports $\bar{C} E L$ and <br> $\overline{C E R} \geq$ VCC -0.2 V <br> VIN $\geq$ VCC - 0.2 V or <br> $\mathrm{VIN}<0.2 \mathrm{~V}, \mathrm{f}=0^{(4)}$ <br> $\overline{\text { MBSELR }}=\overline{\text { MBSELL }} \geq \mathrm{VCc}-0.2 \mathrm{~V}$ | COM'L | S | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 6 \\ & 3 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 6 \\ & 3 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | 6 3 | mA |
|  |  |  | IND | S | - | - | - | - | 1.5 1.5 | 10 6 |  |
| ISB4 | Full Standby Current (One Port - All CMOS Level Inputs) |  | COM'L | S | $\begin{aligned} & 115 \\ & 115 \end{aligned}$ | $\begin{aligned} & 140 \\ & 125 \end{aligned}$ | 95 <br> 95 | $\begin{aligned} & 130 \\ & 110 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 120 \\ & 100 \end{aligned}$ | mA |
|  |  |  | IND | S | E |  | - | - | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ | $\begin{aligned} & 140 \\ & 120 \end{aligned}$ |  |

## NOTES:

1. ' X ' in part numbers indicates power rating ( S or L ).
2. $\mathrm{VCC}=3.3 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, and are not production tested. $\mathrm{I} C C D C=120 \mathrm{~mA}$ (Typ.)
3. At $f=$ fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ tre, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f=0$ means no address or control lines change.
5. Port "A" may be either left or right port. Port " $B$ " is the opposite from port " $A$ ".
6. Refer to Truth Table 1.

## AC Test Conditions

| Input Pulse Levels | GND to 3.0 V |
| :--- | :---: |
| Input Rise/Fall Times | 3ns Max. |
| Input Timing Reference Levels | 1.5 V |
| Output Reference Levels | 1.5 V |
| Output Load | Figures 1,2 and 3 |




Figure 1. AC Output Test Load


Figure 2. Output Test Load (for tLz, thz, twz, tow) *Including scope and jig.

Figure 3. Lumped Capacitance Load Typical Derating Curve

## AC Electrical Characteristics Over the

 Operating Temperature and Supply Voltage Range ${ }^{(4)}$| Symbol | Paramet | 70V7278X15 Com'l Only |  | 70V7278X20 Com'I Only |  | 70V7278X25 Com'l \& Ind |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| tRC | Read Cycle Time | 15 | - | 20 | - | 25 | - | ns |
| taA | Address Access Time | - | 15 | - | 20 | - | 25 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 15 | - | 20 | - | 25 | ns |
| tABE | Byte Enable Access Time ${ }^{(3)}$ | - | 15 | - | 20 | - | 25 | ns |
| taoe | Output Enable Access Time | - | 9 | - | 10 | - | 11 | ns |
| toh | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| t.z | Output Low-Z Time ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tHz | Output High-Z Time ${ }^{(1,2)}$ | - | 8 | - | 9 | - | 10 | ns |
| tPU | Chip Enable to Power Up Time ${ }^{(2,5)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2,5)}$ | - | 15 | - | 20 | - | 25 | ns |
| tMOP | Mailbox Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{MBSEL}})$ | 10 | - | 10 | - | 10 | - | ns |
| tMAA | Mailbox Address Access Time | - | 15 | - | 20 | - | 25 | ns |

## NOTES:

1. Transition is measured 0 mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{MBSEL}}=\mathrm{V}_{\mathrm{IH}}$. To access mailbox, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ and $\overline{\mathrm{MBSEL}}=\mathrm{VIL}$.
4. ' X ' in part numbers indicates power rating ( S or L ).
5. Refer to Truth Table I.

## Assigning the Banks via the

## External Bank Selects

There are four bank select pins available on the IDT70V7278, and each of these pins is associated with a specific bank within the memory array. The pins are user-controlled inputs: access to a specific bank is assigned to a particular port by setting the input to the appropriate level. The process of assigning the banks is detailed in Truth Table IV. Once a bank is assigned to a port, the owning port has full access to read and write within that bank. The opposite port is unable to access that bank until the user reassigns the port. Access by a port to a bank
which it does not control will have no effect if written, and if read unknown values on Do-D15 will be returned. Each port can be assigned as many banks within the array as needed, up to and including all four banks.

The bank select pin inputs must be set at either VIH or VIL - these inputs are not tri-statable. When changing the bank assignments, accesses of the affected banks must be suspended. Accesses may continue uninterrupted in banks that are not being reallocated.

## Truth Table IV - Memory Bank

Assignment $\left(\overline{\mathbf{C E}}=\mathrm{V}_{\mathrm{IH}}\right)^{(2,3)}$

| BKSELO | BKSEL1 | BKSEL2 | BKSEL3 | BANK AND <br> DIRECTION <br>  <br> $(1)$ |
| :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | BANK 0 LEFT |
| X | H | X | X | BANK 1 LEFT |
| X | X | H | X | BANK 2 LEFT |
| X | X | X | H | BANK 3 LEFT |
| L | X | X | X | BANK 0 RIGHT |
| X | L | X | X | BANK 1 RIGHT |
| X | X | L | X | BANK 2 RIGHT |
| X | X | X | L | BANK 3 RIGHT |

NOTES:
4078 tbl 13

1. Bank 0 refers to the first 8 Kx 16 memory spaces, Bank 1 to the second 8 Kx 16 memory spaces, Bank 2 to the third $8 \mathrm{Kx16}$ memory spaces, and Bank 3 to the fourth 8 Kx 16 memory spaces. 'LEFT' indicates the bank is assigned to the left port; 'RIGHT' indicates the bank is assigned to the right port. 0-4 banks may be assigned to either port.
2. The bank select pin inputs must be set at either VIH or VIL - these inputs are not tristatable. When changing the bank assignments, accesses of the affected banks must be suspended. Accesses may continued uninterrupted in banks that are not being reallocated.
3. 'H' $=$ VIH, 'L' $=$ VIL, ' ${ }^{\prime}$ ' = Don't Care.

## Mailbox Interrupts and Interrupt Control Registers

If the user chooses the mailbox interrupt function, four mailbox locations are assigned to each port. These mailbox locations are external to the memory array. The mailboxes are accessed by taking $\overline{\text { MBSEL }}$ LOW while holding $\overline{\mathrm{CE}}$ HIGH.

The mailboxes are 16 bits wide and controllable by byte: the message is user-defined since these are addressable SRAM locations. An interrupt is generated to the opposite port upon writing to the upper byte of any mailbox location. A port can read the message it has just written in order to verify it: this read will not alter the status of the interrupt sent to the opposite port. The interrupted port can clear the interrupt by reading the upper byte of the applicable mailbox. This read will not alter the contents of the mailbox. The use of mailboxes to generate interrupts to the opposite port and the reading of mailboxes to clear interrupts is detailed in Truth Table V.

If desired, any of the mailbox interrupts can be independently
masked via software. Masking of the interrupt sources is done in the Mask Register. The masks are individual and independent: a port can mask any combination of interrupt sources with no effect on the other sources. Each port can modify only its own Mask Register. The use of this register is detailed in Truth Table V.

Two registers are provided to permit interpretation of interrupts: these are the Interrupt Cause Register and the Interrupt Status Register. The Interrupt Cause Register gives the user a snapshot of what has caused the interrupt to be generated - the specific mailbox written to by the opposite port. The information in this register provides post-mask signals: interrupt sources that have been masked will not be updated. The Interrupt Status Register gives the user the status of all bits that could potentially cause an interrupt regardless of whether they have been masked. The use of the Interrupt Cause Register and the Interrupt Status Register is detailed in Truth Table V.

Truth Table V - Mailbox Interrupts $\left(\overline{\mathbf{C E}}=\mathrm{V}_{\boldsymbol{\prime}}\right)^{(8,9)}$

| $\frac{\overline{M B}}{\overline{S E L}}$ |  |  | L̄ | A5 | A4 | A3 | A2 | A1 | A0 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | X | X | X | L | L | L | L | L | L |  | RESERV | VED |  |  |  |  |  |  |  |  |  |  |  |  |  | RESERVED (7) |
| L | X | X | X |  |  |  |  |  | $\dot{\square}$ |  | RESERV | VED |  |  |  |  |  |  |  |  |  |  |  |  |  | RESERVED (7) |
| L | (1) | (1) | (1) | H | L | L | L | L | L | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | MAILBOX 0-SET INTERRUPT ON OPPOSITE PORT |
| L | (1) | (1) | (1) | H | L | L | L | L | H | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | MAILBOX 1 - SET INTERRUPT ON OPPOSITE PORT |
| L | (1) | (1) | (1) | H | L | L | L | H | L | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | MAILBOX 2 - SET INTERRUPT ON OPPOSITE PORT |
| L | (1) | (1) | (1) | H | L | L | L | H | H | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | MAILBOX 3-SET INTERRUPT ON OPPOSITE PORT |
| $\downarrow$ | H | (2) | (2) | H | L | L | H | L | L | X | $x$ | X | X | X | X | X | X | X | X | X | X | X | X | X | X | MAILBOX 0 - CLEAR OPPOSITE PORT INTERRUPT |
| $\downarrow$ | H | (2) | (2) | H | L | L | H | L | H | X | X | X | X | X | X | X | X | X | X | x | X | X | x | X | x | MAILBOX 1 - CLEAR OPPOSITE PORT INTERRUPT |
| $\downarrow$ | H | (2) | (2) | H | L | L | H | H | L | X | X | X | x | X | X | X | X | x | X | X | X | X | X | X | X | MAILBOX 2 - CLEAR OPPOSITE PORT INTERRUPT |
| $\downarrow$ | H | (2) | (2) | H | L | L | H | H | H | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | MAILBOX 3 - CLEAR OPPOSITE PORT INTERRUPT |
| L | (3) | (3) | (3) | H | L | H | L | L | L |  | (4) | (4) | (4) | (5) | (5) | (5) | (5) | (6) | (6) | (6) | (6) | X | X | X | X | MAILBOX INTERRUPT CONTROLS |
| L | X | X | X | ! | ! | ! | $\vdots$ | $\vdots$ | ! |  | RESERV | VED |  |  |  |  |  |  |  |  |  |  |  |  |  | RESERVED (7) |
| L | X | X | X | H | H | H | H | H | H |  | RESERV | VED |  |  |  |  |  |  |  |  |  |  |  |  |  | RESERVED (7) |

NOTES:

1. There are four independent mailbox locations available to each side, external to the standard memory array. The mailboxes can be written to in either 8 -bit or 16 -bit widths. The upper byte of each mailbox has an associated interrupt to the opposite port. The mailbox interrupts can be individually masked if desired, and the status of the interrupt determined by polling the Interrupt Status Register (see Note 6 for this table). A port can read its own mailboxes to verify the data written, without affecting the interrupt which is sent to the opposite port.
2. These registers allow a port to read the data written to a specific mailbox location by the opposite port. Reading the upper byte of the data in a particular mailbox clears the interrupt associated with that mailbox without modifying the data written. Once the address and $\mathrm{R} \overline{\mathrm{W}}$ are stable, the actual clearing of the interrupt is triggered by the transition of $\overline{\text { MBSEL }}$ from VIH to VIL.
3. This register contains the Mask Register (bits $\mathrm{D}_{0}-\mathrm{D}_{3}$ ), the Interrupt Cause Register (bits $\mathrm{D}_{4}-\mathrm{D}_{7}$ ), and the Interrupt Status Register (bits D8-D11). The controls for $\mathrm{R} \overline{\mathrm{W}}, \overline{\mathrm{UB}}$, and $\overline{\mathrm{B}}$ are manipulated in accordance with the appropriate function. See Notes 4,5 , and 6 for this table. Bits D12-D15 are "Don't Care".
4. This register, the Mask Register, allows the user to independently mask the various interrupt sources. Writing $\mathrm{V}_{1}$ to the appropriate bit ( $\mathrm{D}_{0}=\mathrm{Mailbox} 0, \mathrm{D}_{1}=$ Mailbox 1 , $\mathrm{D}_{2}=$ Mailbox 2 , and $\mathrm{D}_{3}=$ Mailbox 3 ) disables the interrupt, while writing VIL enables the interrupt. All fourbits in this register must be written at the same time. This register can be read at any time to verify the mask settings. The masks are individual and independent: any single interrupt source can be masked with no effect on the other sources. Each port can modify only its own mask settings.
5. This register, the Interrupt Cause Register, gives the user a snapshot of what has caused the interrupt to be generated. Reading VoL for a specific bit ( $\mathrm{D}_{4}=\mathrm{Mailbox} 0, \mathrm{D}_{5}$ $=$ Mailbox $1, D_{6}=$ Mailbox 2 , and $D_{7}=$ Mailbox 3) indicates that the associated interrupt source has generated an interrupt. Acknowledging the interrupt clears the bit in this register (see Note 2 for this table). This register provides post-mask information: if the interrupt source has been masked, the associated bit in this register will not update.
6. This register, the Interrupt Status Register, gives the user the status of all interrupt sources that could potentially cause an interrupt regardless of whether they have been masked. Reading VoL for a specific bit ( $\mathrm{D} 8=$ Mailbox $0, D 9=$ Mailbox $1, \mathrm{D} 10=$ Mailbox 2 , and $\mathrm{D} 11=$ Mailbox 3) indicates that the associated interrupt source has generated an interrupt. Acknowledging the interrupt clears the associated bit in this register (see Note 2 for this table). This register provides pre-mask information: regardless of whether an interrupt source has been masked, the associated bit in this register will update.
7. Access to registers defined as "RESERVED" will have no effect, if written, and if read unknown values on Do-D15 will be returned.
8. These registers are not guaranteed to initialize in any known state. At power-up, the initialization sequence should include the set-up of these registers.
9. 'L' = VIL or VoL, 'H' = VIH or Voн, 'X' = Don't Care.

Waveform of Read Cycles ${ }^{(4)}$


## NOTES:

1. Timing depends on which signal is asserted last, $\overline{C E}, \overline{O E}, \overline{\mathrm{LB}}$, or $\overline{\mathrm{UB}}$.
2. Timing depends on which signal is de-asserted first $\overline{\mathrm{CE}}, \overline{\mathrm{OE}}, \overline{\mathrm{LB}}$, or $\overline{\mathrm{UB}}$.
3. Start of valid data depends on which timing becomes effective last: $\mathrm{A} A \mathrm{E}, \mathrm{tACE}, \mathrm{tAA}$, or tABE.
4. $\overline{\mathrm{MBSEL}}=\mathrm{V} / \mathrm{H}$.
5. Refer to Truth Table I.

Timing of Power-Up Power-Down


## AC Electrical Characteristics Over the

Operating Temperature and Supply Voltage ${ }^{(5)}$

| Symbol | Parameter | 70V7278X15 <br> Com'I Only |  | 70V7278X20 <br> Com'l Only |  | 70V7278×25 <br> Com'l \& Ind |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |

WRITE CYCLE

| twc | Write Cycle Time | 15 | - | 20 | - | 25 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 12 | - | 15 | - | 20 | - | ns |
| taw | Address Valid to End-of-Write | 12 | - | 15 | - | 20 | - | ns |
| tAs | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| tBS | Bank Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twP | Write Pulse Width | 12 | - | 15 | - | 20 | - | ns |
| tWR | Write Recovery Time | 0 | - | 0 |  | 0 | - | ns |
| tow | Data Valid to End-of-Write | 15 | - | 15 |  | 20 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | - | 8 |  | 9 | - | 10 | ns |
| tDH | Data Hold Time ${ }^{(4)}$ | 0 |  | 0 | - | 0 | - | ns |
| tWz | Write Enable to Output in High-Z ${ }^{(1,2)}$ | - | 8 | - | 9 |  | 10 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 3 | - | 3 |  | 3 | - | ns |
| tMWRD | Mailbox Write to Read Time | 5 | - | 5 | - | 5 | - | ns |

## NOTES:

4078 tbl 15

1. Transition is measured 0 mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access $\mathrm{RAM}, \overline{\mathrm{CE}}=\mathrm{VIL}$ and $\overline{\mathrm{MBSEL}}=\mathrm{VIIH}^{2}$. To access mailbox, $\overline{\mathrm{CE}}=\mathrm{VIH}$ and $\overline{\mathrm{MBSEL}}=\mathrm{VIL}$. Either condition must be valid for the entire tew time. Refer to Truth Tables I and III.
4. The specification for tor must be met by the device supplying write data to the RAM under all operating conditions. Although tor and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. ' X ' in part numbers indicates power rating ( S or L ).

Timing Waveform of Write Cycle No. 1, R//्W Controlled Timing ${ }^{(1,5,8)}$


Timing Waveform of Write Cycle No. 2, $\overline{\mathbf{C E}}, \overline{\mathbf{U B}}, \overline{\mathbf{L B}}$ Controlled Timing ${ }^{(1,5)}$


## NOTES:

1. $R / \bar{W}$ or $\overline{C E}$ or $\overline{U B}$ and $\overline{\mathrm{B}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (tEw or twP) of a LOW $\overline{C E}$ and a LOW R/W for memory array writing cycle.
3. twr is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ (or $\overline{\text { MBSEL }}$ or $R \bar{W}$ ) going HIGH to the end of write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{\mathrm{CE}}$ or $\overline{\text { MBSEL }}$ LOW transition occurs simultaneously with or after the R$\overline{\mathrm{W}}$ LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last, CE or R/W.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0 mV from steady state with the Output Test Load (Figure 2).
8. If $\overline{\mathrm{OE}}$ is LOW during $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the $/ / O$ drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}$ is HIGH during an $\mathrm{R} \bar{W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. To access RAM, $\overline{C E}=V_{I L}$ and $\overline{M B S E L}=\mathrm{V}_{1}$. To access mailboxes, $\overline{\mathrm{CE}}=\mathrm{V} I H$ and $\overline{\mathrm{MBSEL}}=\mathrm{VIL}$. tew must be met for either condition.
10. Refer to Truth Table I.

Timing Waveform of Left Port Write to Right Port Read of Same Data ${ }^{(1,2,3)}$


NOTES:

1. UB and LB are controlled as necessary to enable the desired byte accesses.
2. Timing for Right Port Write to Left Port Read is identical.
3. Refer to Truth Table I and IV.

Timing Waveform of Mailbox Read after Write Timing, Either Side ${ }^{(1,2)}$


NOTES:

1. $\overline{\mathrm{CE}}=\mathrm{V} \boldsymbol{I H}$ for the duration of the above timing (both write and read cycle), refer to Truth Table I.
2. $\overline{\mathrm{UB}}$ and $\overline{\mathrm{B}}$ are controlled as necessary to enable the desired byte accesses.

## AC Electrical Characteristics Over the

## Operating Temperature and Supply Voltage Range ${ }^{(1)}$

| Symbol | Parameter | $\begin{gathered} \text { 70V7278X15 } \\ \text { Com'I Only } \end{gathered}$ |  | $\begin{gathered} \text { 70V7278X20 } \\ \text { Com'I Only } \end{gathered}$ |  | 70V7278X25 <br> Com'l \& Ind |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max |  |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tAS | Address Set-up Time | 0 | - | 0 | - | 0 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tns | Interrupt Set Time | - | 15 | - | 20 | - | 25 | ns |
| tink | Interrupt Reset Time | - | 15 | - | 20 | - | 25 | ns |

NOTES:

1. 'X' in part numbers indicates power rating ( S or L ).

Waveform of Interrupt Timing ${ }^{(1,5)}$


NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
2. See Interrupt Truth Table V.
3. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \bar{W}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} / \bar{W}$ ) is de-asserted first.
5. Refer to Truth Table I.

## Depth and Width Expansion

The IDT70V7278 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V7278 can also be used in applications requiring
expanded width, as indicated in Figure 4. Since the banks are allocated atthe discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 32-bit or wider applications.


Figure 4. Depth and Width Expansion with IDT70V7278

## Ordering Information



4078 drw 15

## Datasheet Document History

| 3/5/99: | itiated datasheet document history |
| :---: | :---: |
|  | Converted to new format |
|  | Cosmetic typographical corrections |
|  | Page 3 Added additional notes to pin configurations |
|  | Added 15ns speed grade |
| 6/10/99: | Changed drawing format |
| 9/1/99: | Removed Preliminary |
| 3/10/00: | Added Industrial Temperature Ranges and removed corresponding notes |
|  | Replaced IDT logo |
|  | Page 1 Added industrial temperature note |
|  | Changed $\pm 200 \mathrm{mV}$ to 0 mV in notes |
| 6/8/00: | Page 5 Increatedstorage temperature parameter |
|  | Clarified TA Parameter |
|  | Page 6 DCElectrical parameters-changed wording from "open" to "disabled" |

CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138
for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775 www.idt.com
for Tech Support:
408-284-2794
DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

